

PTO-90C (Rev. 10/03)

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/751,937	01/02/2001	Michael Beesley	0023-0017	7974
26615 75	90 12/11/2003		EXAMINER	
HARRITY & SNYDER, LLP			MASKULINSKI, MICHAEL C	
SUITE 300		· ART UNIT	PAPER NUMBER	
FAIRFAX, VA	FAIRFAX, VA 22030		2184	4
•		·	DATE MAILED: 12/11/2003	/

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)			
<b>.</b>	09/751,937	BEESLEY ET AL.			
Office Action Summary	Examiner	Art Unit			
	Michael C Maskulinski	2184			
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address			
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, - Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).  Status	36(a). In no event, however, may a reply be timed within the statutory minimum of thirty (30) days will apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).			
1) Responsive to communication(s) filed on 02 Ja	nuary 2001.				
2a) ☐ This action is <b>FINAL</b> . 2b) ☑ This	action is non-final.				
Since this application is in condition for allowar closed in accordance with the practice under E					
Disposition of Claims					
<ul> <li>4)  Claim(s) 1-25 is/are pending in the application.</li> <li>4a) Of the above claim(s) is/are withdraw</li> <li>5)  Claim(s) 12-15 is/are allowed.</li> <li>6)  Claim(s) 1-10 and 16-24 is/are rejected.</li> <li>7)  Claim(s) 11 and 25 is/are objected to.</li> <li>8)  Claim(s) are subject to restriction and/or</li> </ul>	vn from consideration.				
Application Papers	·				
9)☐ The specification is objected to by the Examine 10)☑ The drawing(s) filed on <u>02 January 2001</u> is/are: Applicant may not request that any objection to the	a)⊠ accepted or b)⊡ objected drawing(s) be held in abeyance. See	e 37 CFR 1.85(a).			
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.					
Priority under 35 U.S.C. §§ 119 and 120	amilier. Note the attached Office	Action of form PTO-152.			
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of:  1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the prior application from the International Bureau * See the attached detailed Office action for a list of since a specific reference was included in the first 37 CFR 1.78.  a) The translation of the foreign language process.  14) Acknowledgment is made of a claim for domestic reference was included in the first sentence of the attachment(s)	s have been received. s have been received in Application ity documents have been received in (PCT Rule 17.2(a)). of the certified copies not received priority under 35 U.S.C. § 119(a) it sentence of the specification or evisional application has been received priority under 35 U.S.C. §§ 120	on No  d in this National Stage  d. e) (to a provisional application) in an Application Data Sheet.  eived. and/or 121 since a specific			
) Notice of References Cited (PTO-892)	4) Interview Summary	(PTO-413) Paper No(s)			
Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice of Informal P	atent Application (PTO-152)			

Application/Control Number: 09/751,937 Page 2

Art Unit: 2184

#### Non-Final Office Action

### Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1, 2, 6, 8 are rejected under 35 U.S.C. 102(b) as being anticipated by Evans et al., U.S. Patent 5,163,052.

Referring to claim 1:

- a. In the Abstract, Evans et al. disclose a multiple-board computer system (a plurality of processors implemented on at least two circuit boards).
- b. In column 3, lines 30-41, Evans et al. disclose a serial diagnostic bus and bus interface module. A plurality of receiver/driver circuits each connected to a serial port of one of the plurality of processors are inherent to the system of Evans et al.
- c. In column 3, lines 30-41, Evans et al. disclose two redundant diagnostic processor boards, which monitor and control the operation of the system processor board and system memory board MCUs. Strictly speaking, the diagnostic processor board "listens" for problems with the diagnostic processor board and is only operational when the diagnostic processor board is malfunctioning (a master processor coupled to the receiver/driver circuits to select one of the plurality of processors as an active processor for

Art Unit: 2184

communicating diagnostic information to the master processor by instructing the receiver/driver circuit associated with the selected processor to logically connect the selected processor to the master processor).

d. In Figure 2, Evans et al. disclose a bus connecting the master processor to the receiver/driver circuits.

Referring to claim 2, in column 1, lines 46-53, Evans et al. disclose that the computer system has at least one system processor board, the components of the system processor board being inter alia, at least one CPU for controlling the operation of the system processor board (wherein each of the plurality of processors is a control processor for one of the circuit boards).

Referring to claim 6, in column 3, lines 30-41, Evans et al. disclose a serial diagnostic bus and bus interface module. Further, in column 3, lines 42-44, Evans et al. disclose that the MCU constantly monitors the MCU's on the system processor boards and on the system memory board by receiving status information. In other words, the diagnostic MCU constantly queries the other MCU's as to whether problems exist upon the other boards (control logic connected to the master processor and the receiver/driver circuits, the control logic activating, based on commands from the master processor, the selected one of the receiver/driver circuits and deactivating non-selected ones of the receiver/driver circuits). Further, in column 5, lines 4-7, Evans et al. disclose that the diagnostic bus is used for controlling the operation of an MCU on a system board when that system board is determined by its MCU to be malfunctioning.

Art Unit: 2184

Referring to claim 8, in Figure 2, Evans et al. disclose in reference numbers 260 and 270 an additional receiver/driver circuit connecting the master processor to the bus.

## Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 3, 4, 5, 7, and 16-22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Evans et al., U.S. Patent 5,163,052.

Referring to claims 3, 17, and 19, in the Abstract, Evans et al. disclose a multiple board computer system. However, Evans et al. don't explicitly disclose that the circuit boards are each inserted into a physical housing. The Examiner takes Official Notice that in the art of computer systems it is well known to insert circuit boards into a physical housing. An example of this is a sound card or an Ethernet card. It would have been obvious to one of ordinary skill at the time of the invention to include the insertion into a physical housing into the system of Evans et al. A person of ordinary skill in the art would have been motivated to make the modification because inserting the circuit boards into a physical housing mounts them so they can't move and it is a means of powering them.

Referring to claim 4, in Figure 2, Evans et al. disclose a bus separate from the processor boards (the bus is implemented in the physical housing).

Art Unit: 2184

Referring to claim 5, in the Abstract, Evans et al. disclose a multiple board computer system. However, Evans et al. do not disclose the function of the computer system. The Examiner takes Official Notice that in the art of networks it is well known to have circuit boards and computer systems perform the operations in a network router. It would have been obvious to one of ordinary skill at the time of the invention to use the computer system of Evans et al. as a network router. A person of ordinary skill in the art would have been motivated to make the modification because by definition a router is a device that can forward packets from one device on a network to another device and a computer system is capable of performing this function.

Referring to claims 7 and 21, in column 5, lines 4-7, Evans et al. disclose that the diagnostic bus is used for controlling the operation of an MCU on a system board when that system board is determined by its MCU to be malfunctioning. However, Evans et al. don't explicitly disclose that the non-selected MCU's present high-impedance states to the bus. The Examiner takes Official Notice that in the art of buses it is well known to present a high-impedance state to a bus in order to disconnect a device from the bus. It would have been obvious to one of ordinary skill at the time of the invention to have the non-selected MCU's present high-impedance states to the bus to disconnect them. A person of ordinary skill in the art would have been motivated to make the modification because a high-impedance state basically creates an open circuit; therefore, the device appears disconnected.

Referring to claim 16:

a. In Figure 2, Evans et al. disclose a bus.

Art Unit: 2184

b. In the Abstract, Evans et al. disclose a multiple-board computer system (a packet forwarding engine having a plurality of circuit boards each including at least one processor). In column 3, lines 30-41, Evans et al. disclose a serial diagnostic bus and bus interface module. A receiver/driver circuit associated with each of the processors is inherent to the system of Evans et al.

Page 6

- c. In column 3, lines 30-41, Evans et al. disclose two redundant diagnostic processor boards, which monitor and control the operation of the system processor board and system memory board MCUs. Strictly speaking, the diagnostic processor board "listens" for problems with the diagnostic processor board and is only operational when the diagnostic processor board is malfunctioning (a routing engine, connected to the bus, including a master processor selecting one of the of processors as an active processor for communicating diagnostic information by instructing the receiver/driver circuit associated with the selected processor to logically connect the selected processor to the bus).
- d. In the Abstract, Evans et al. disclose a multiple board computer system. However, Evans et al. do not disclose the function of the computer system. The Examiner takes Official Notice that in the art of networks it is well known to have circuit boards and computer systems perform the operations in a network router. It would have been obvious to one of ordinary skill at the time of the invention to use the computer system of Evans et al. as a network router. A person of ordinary skill in the art would have been motivated to make the modification

Art Unit: 2184

because by definition a router is a device that can forward packets from one device on a network to another device and a computer system is capable of performing this function.

Referring to claim 18, in column 1, lines 46-53, Evans et al. disclose that the computer system has at least one system processor board, the components of the system processor board being inter alia, at least one CPU for controlling the operation of the system processor board (wherein each of the plurality of processors is a control processor for one of the circuit boards).

Referring to claim 20, in column 3, lines 30-41, Evans et al. disclose a serial diagnostic bus and bus interface module. Further, in column 3, lines 42-44, Evans et al. disclose that the MCU constantly monitors the MCU's on the system processor boards and on the system memory board by receiving status information. In other words, the diagnostic MCU constantly queries the other MCU's as to whether problems exist upon the other boards (control logic connected to the master processor and the receiver/driver circuits, the control logic activating, based on commands from the master processor, the selected one of the receiver/driver circuits and deactivating non-selected ones of the receiver/driver circuits). Further, in column 5, lines 4-7, Evans et al. disclose that the diagnostic bus is used for controlling the operation of an MCU on a system board when that system board is determined by its MCU to be malfunctioning.

Referring to claim 22, in Figure 2, Evans et al. disclose in reference numbers 260 and 270 an additional receiver/driver circuit connecting the master processor to the bus.

Art Unit: 2184

5. Claims 9, 10, 23, and 24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Evans et al., U.S. Patent 5,163,052, and further in view of Microsoft Press Computer Dictionary.

Referring to claims 9, 10, 23, and 24, in Figure 2, Evans et al. disclose the plurality of receiver/driver circuits and the additional receiver/driver circuit. However, Evens et al. don't explicitly disclose that they communicate using TTL signals, and a signal converter connected between the additional receiver/driver circuit and the master processor, the signal converter converting TTL signals for the additional receiver/driver circuit to RS-232 signals for the master processor. The Microsoft Press Computer <u>Dictionary</u> defines TTL as a type of bipolar circuit design that utilizes transistors connected to each other either directly or through resistors. Further, the Microsoft Press Computer Dictionary defines RS-232 as an accepted industry standard for serial communications connections. It would have been obvious to one of ordinary skill at the time of the invention to include the TTL signals, RS-232 signals, and the signal converter into the system of Evans et al. A person of ordinary skill in the art would have been motivated to make the modification because transistor-transistor logic (TTL) offers high speed and good noise immunity and is used in many digital circuits (see Microsoft Press Computer Dictionary: page 475). Further, RS-232 and TTL are well known and accepted standards and choosing to use them is a design choice.

#### Allowable Subject Matter

Art Unit: 2184

6. Claims 11 and 25 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

- 7. Claims 12-15 are allowed.
- 8. The following is a statement of reasons for the indication of allowable subject matter: referring to claims 11, 12, and 25, the prior art does not teach or reasonably suggest the boot code permitting each of the plurality of processors to transmit diagnostic information before the boot code is fully loaded.

#### Conclusion

9. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

U.S. Patent 5,708,775 Nakamura

U.S. Patent 5,764,882 Shingo

U.S. Patent 5,793,946 Gauthier et al.

U.S. Patent 6,564,318 B1 Gharda et al.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Michael C Maskulinski whose telephone number is (703) 308-6674. The examiner can normally be reached on Monday-Friday 9:30-6:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert W Beausoliel can be reached on (703) 305-9713. The fax phone number for the organization where this application or proceeding is assigned is (703) 746-7239.

Art Unit: 2184

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-3900.

MM

ROBERT BEAUSOLIEL
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100

Page 10